VHDL Basics

Page1     Page2      Page3      Page4       Page5     Page6     Page7      Page8      Page9

Documentation Standards for Logic Design

Page1      Page2      Page3      Page4       Page5      Page6      Page7

Timing Hazards in Combinational Circuits

Page1       Page2        Page3       Page4        Page5       Page6         Page7       Page8

Function Hazards      Page1      

Methods to Minimize Combinational Logic       Page1

Fault Detection in Combinational Circuits

Page1       Page2       Page3        Page4

Combinational Logic design with PLDs

Page1       Page2       Page3        Page4        Page5     

Systems-level Combinational Logic Design        Page1

Files to practice with WebPack 9.x and ModelSim 6.x

Combinational Logic Design

VHDL file for the TI'138 decoder

Please visit to the Design Clinc Section for additional code examples and .do files


Introduction to Sequential Logic

 Page1       Page2       Page3      

Analysis of Synchronous Sequential Circuits

Page1       Page2       Page3       Page4       Page5       Page6       Page7        Page8      Page9       Page10      Page11

Page12

Synthesis of Synchronous Sequential Circuits

Page1       Page2       Page3       Page4       Page5        Page6       Page7       Page8

More Examples on State Reduction

Page1       Page2

Self-starting Circuits

Page1       Page2       Page3      Page4      

Digital Design with Synchronous State Machines

Page1       Page2       Page3      Page4   

Algorithmic State Machine (ASM) Method

Page1      Page2      Page3       Page4

Example: T-Bird Blinker Control

Page1      Page2      Page3       Page4       Page5      Page6      Page7       Page8

T-bird VHDL file    Simulation (.do) file

Hints for Project #1

2C Number Representation and Arithmetic Overflow - refer to the ECE 4510 Notes
Partial Block Diagram for Project #1
ASM Chart for a Bit Serial Adder     Page1        Page2
ASM Chart for a Bit Counter

Impediments to Synchronous Design

Clock Skew      Page1      Page2       Page3      Page4

Asynchronous Inputs      Page1      Page2       Page3     

Synchronizer Failure and Metastability Estimation      Page1      Page2       Page3      Page4

Page5      Page6       Page7  

Synchronous Sequential Circuit Design from Word Description

Page1      Page2       Page3       Page4        Page5       Page6      Page7

Asynchronous Sequential Circuit Architecture

Page1      Page2       Page3       Page4

Asynchronous Sequential Circuit Design

Page1    Page2     Page3

Asynchronous Sequential Circuit Synthesis Example

Page1    Page2     Page3      Page4    Page5     Page6      Page7    Page8     Page9       Page10

Data Lock Out T FF Design Example Using VHDL            .vhd    File          .do    File

Critical Race Free State Assignment Examples

Page1    Page2    Page3     Page4

Closure Criteria Examples

Page1    Page2    Page3     Page4


Parallel I/O Chip

Page1    Page2    Page3    Page4     Page5     Page6    Page7    Page8    Page9     Page10

Hints for Project #2

Page1    Page2    Page3    Page4     Page5

DFF with Combinational Logic Feedback   

Two-Input-Two-Output Asynchronous Sequential Circuit Design Example

Page1    Page2    Page3    Page4     Page5    Page6

Analysis of Asynchronous Sequential Circuits

Page1     Page2     Page3    Page4

Incompletely Specified Synchronous SLC

Page1     Page2     Page3    Page4

Design of State Machines by Microprogram Sequencers

Page1     Page2     Page3    Page4     Page5     Page6     Page7    Page8      Page9     Page10      Page11

Open Collector Logic and Buffers                  Page1     Page2

Variable-Entered Maps

Page1     Page2     Page3    Page4     Page5     Page6     Page7    Page8      Page9