# ECE 2510: Introduction to Microprocessors, Fall 2012

| WMU Catalog: | Introduction to Microprocessors (3-1)  
Credit Hours: 4  
Prerequisites: ECE 2500, CS1060 or CS 1110 or CS 2060. Basic programming knowledge.  
Machine and assembly language programming of small computers. Introduction to microcomputer architecture and interfacing. |
|---|---|
| Class Schedule: | Lecture: TR 8:30-9:45 AM, Room CEAS D-201  
Lab: T 10:30-1:20 PM or R 2:30-5:20 PM, Room CEAS B-115. |
| Instructor: | Lecture/Course: Dr. Bradley J. Bazuin, Associate Professor, ECE, CEAS A-241  
brad.bazuin@wmich.edu  
http://homepages.wmich.edu/~bazuinb/  
Lab: Mr. Lalith Narasimhan  
lalith.narasimhan@wmich.edu |
2. Prelabs and Laboratory Experiments posted on the class webpage.  
3. USB Memory Stick. |
3. CPU12 Reference manual  
5. Instructor’s Lecture Notes, posted on the class webpage  
(Note: Items 3 and 4 will be available in the lab during semester or may be downloaded from the web.) |
Prerequisites by topic:
1. A fundamental understanding of analysis and design of combinational and sequential logic systems
2. Basic knowledge in programming digital computers.
3. Analysis of problems and development of correct procedures for their solution.
4. An ability to develop algorithmic solutions to problems in a structured high level computer language.
5. The ability to solve both numerical and non-numerical problems using computer programs.

Course Topics (Expected):
Introduction to the microprocessors, microprocessors and basic computer definitions.
Introduction to Motorola 68HC12 and HC12/HS12 hardware, instruction set, and addressing modes.
Assembly language programming using the HC12/HS12 instruction set.
The debug, a software development program, ICC12 IDE environment and D-Bug12 Embedded programming for the HC12/HS12 in assembly and “sequential C”.
MC68HC812A4, MC68HC912B32, and MC9S12DP256 parallel input output interfaces, and real-time synchronization
MHC12/HS12 interrupts, interrupt vectors, interrupt priorities, nonmaskable interrupt, external interrupt sources, and more advanced interrupts
M68HC12 Memory Map, MC68HC912B32 Flash EEPROM, Flash EEPROM hardware interlocks, expansion memory and interfacing to the external bus
Introduction to MHC12/HS12 timers, basic timer, sixteen-bit free-running TCNT register, real-time interrupt, external interrupts using timer interrupts.

Course Objectives:
1. Understand components of the computers, microprocessors and microcontrollers (a, b, c, e, k).
2. Learning role of CPU, registers, and modes of operation of HC12/HS1268HC12 (a, b, c, e, k).
3. Understand concept of memory mapping (a, c, e, k).
4. Learning addressing modes (Immediate, direct, extended, indexed, indexed-indirect, inherent and relative addressing modes) (a, b, c, e, k).
5. Learning Motorola HC12/HS1268HC12 instruction sets (Load, store, transfer, move, arithmetic, logic conditional and unconditional branch, loop, condition code, interrupt Instructions) (a, b, c, e, k).
6. Learning how to write program in assembly language using HC12/HS1268HC12 assembler and debugging (a, b, c, e, k).
7. Learning assembly-programming styles, structured assembly language programming (a, b, c, e, k).

8. Learning if-then-else decision, while-do and do-while repetitions (a, b, c, e, k).

9. Learning and programming parallel input/output ports of M68HC12 (a, b, c, e, k).

10. HC12/HS1268HC12 memory system design, memory capacity, and control signs, memory technologies, linear memory expansion, memory layout design, timing analysis and electrical compatibility, memory paging (a, b, c, e, k).

11. Learning interrupt vectors, interrupt process, interrupt priorities, external and advanced interrupts (a, b, c, e, k).

12. To assess ABET outcomes h, i and k.

Laboratory Work:
The platform in the lab is the Adapt9S12DP256 Board by Technological Arts. Programs will be created, compiled, and downloaded to the board using the ICC12 IDE environment and D-Bug12 debug Monitor that has been preloaded in the flash memory of the 9S12DP256 microcontroller on the Adapt board.

We will be using standard scientific/engineering procedure regarding laboratory reports. This means that you are expected to come to class prepared. Prelab and Lab Assignments will be posted on the Class Web Page. The objective and design sections (the latter contains pseudocode of software, circuit schematic diagrams, timing diagrams, math formulas, etc.) of your lab report should be completed before lab as a draft. The finalized design, data/results and conclusion sections of the Team’s Lab Report should be completed either during the lab session, or shortly thereafter. In the conclusion section you will describe major concepts observed/discovered, discuss any anomalies and suggest what caused them.

Prelab Assignments will be checked by the lab instructor at the beginning of each lab. Missing, or insufficient Prelabs will be penalized by losing up to 3 pts (out of 12 pts) for the lab. Lab reports may be done in pencil but typed reports using a word processor are highly recommended. It is also recommended that you save and organize your lab C and assembly language programs. The penalty will be severe for illegible writing, sloppy schematics and drawings. Lab reports are due during the beginning of the next lab session. Failing so may result in a grade of 0 pts for the lab report. Lab reports are an individual’s responsibility, one lab report per person … not one per team!

If you don't show up for a lab, you forfeit the points associated with it and cannot later make up the lab. Exceptions may be made only for those individuals who contact the course instructor and their lab instructor/TA before the lab and have an excused absence.

There will be a Lab Final, with a point total equal to three regular labs (36 pts).

Note: You must achieve a passing grade in the lab (total 60% out of 100%) in order to pass the class. Lab team collaboration on labs and lab reports is expected; however, plagiarism and/or thoughtless copying/duplication of another student's, or team's designs or written reports is not and may result in a zero scores for the lab, or homework, or design project for all individuals involved.
**Homework:**

Homework will be assigned on a regular basis. It will be due on the date specified, typically two to three class periods after the assignment. Homework assignments and the expected due dates are posted on the class web site. Late homework will not be accepted.

It is your responsibility to get the assignments and complete them.

**Quizzes:**

There may be a few pop quizzes. All quizzes are closed book and closed notes. They will be 5-10 minutes in length, typically at the beginning of the class period. If you miss a quiz, it cannot be made up and you will not receive credit for the points.

**Exams:**

There will be two midterm exams and a two-hour final exam. The midterm exams are tentatively scheduled for Thursday, 11 October and Thursday, 8 November.

The Final Exam will consist of a 2 hour in-class. The in-class exam will be on Tuesday, 11 December from 10:15 AM to 12:15 PM.

All Exams are open book exams. Students can bring textbook, Lecture material, Lab Reports and HCS12 Instruction Manual to the exam

Students are required to attend all in-class exams as scheduled; failure to do so may result in an X grade for the course.

**Grading Policy:**

Grades will be determined on the following basis:

<table>
<thead>
<tr>
<th>Component</th>
<th>Weight</th>
</tr>
</thead>
<tbody>
<tr>
<td>Lab</td>
<td>30 %</td>
</tr>
<tr>
<td>Homework Submission</td>
<td>10 %</td>
</tr>
<tr>
<td>Quizzes (instructor’s whim)</td>
<td>5 %</td>
</tr>
<tr>
<td>Exam 1</td>
<td>15 %</td>
</tr>
<tr>
<td>Exam 2</td>
<td>15 %</td>
</tr>
<tr>
<td>Final Exam</td>
<td>25 %</td>
</tr>
</tbody>
</table>

(a grade of 60% is required to pass the course)

10 % (10 x % of HW Problems Attempted)

The class performance distribution will be taken into account for assigning letter grades.

Permission to miss any due date may be granted by the instructor under extreme circumstances or university policy. If permission is desired, a request must be made before the due date and should include either a signed doctor's explanation, a written explanation signed by an appropriate WMU officer, or documentation of university policy basis.
Codes, Policies, Processes and Procedures:

WMU STUDENT ACADEMIC CONDUCT POLICY

You are responsible for making yourself aware of and understanding the policies and procedures in the Undergraduate Catalog that pertain to Academic Honesty. These policies include cheating, fabrication, falsification and forgery, multiple submission, plagiarism, complicity and computer misuse. [The policies can be found at http://catalog.wmich.edu/ under Academic Policies, Student Rights and Responsibilities, Student Academic Conduct.] If there is reason to believe you have been involved in academic dishonesty, you will be referred to the Office of Student Conduct. You will be given the opportunity to review the charge(s). If you believe you are not responsible, you will have the opportunity for a hearing. You should consult with your instructor, Dr. Brad Bazuin, if you are uncertain about an issue of academic honesty prior to the submission of an assignment or test.

ADDITIONAL INFORMATION

For WMU policies and procedures and additional information, please visit http://www.wmich.edu/conduct/, http://www.wmich.edu/registrar/ and/or http://www.wmich.edu/disabilityservices/ to access the Code of Honor and general academic policies on such issues as diversity, religious observance, student disabilities, etc.

Prepared by: Dr. Bradley J. Bazuin